

## STP80NS04ZB

# N-CHANNEL CLAMPED 7.5mΩ - 80A TO-220 FULLY PROTECTED MESH OVERLAY™ MOSFET

## PRELIMINARY DATA

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	
STP80NS04ZB	CLAMPED	<0.008 Ω	80 A	

- TYPICAL  $R_{DS}(on) = 0.0075 \Omega$
- 100% AVALANCHE TESTED
- LOW CAPACITANCE AND GATE CHARGE
- 175 °C MAXIMUM JUNCTION TEMPERATURE


#### **DESCRIPTION**

This fully clamped Mosfet is produced by using the latest advanced Company's Mesh Overlay process which is based on a novel strip layout.


The inherent benefits of the new technology coupled with the extra clamping capabilities make this product particularly suitable for the harshest operation conditions such as those encountered in the automotive environment. Any other application requiring extra ruggedness is also recommended.

#### **APPLICATIONS**

- ABS, SOLENOID DRIVERS
- MOTOR CONTROL
- DC-DC CONVERTERS



### **INTERNAL SCHEMATIC DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	CLAMPED	V
$V_{DG}$	Drain-gate Voltage	CLAMPED	V
V <sub>GS</sub>	Gate- source Voltage	CLAMPED	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	80	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	60	Α
I <sub>DG</sub>	Drain Gate Current (continuous)	± 50	mA
I <sub>GS</sub>	Gate SourceCurrent (continuous)	± 50	mA
I <sub>DM</sub> (•)	Drain Current (pulsed)	320	A
P <sub>tot</sub>	Total Dissipation at T <sub>C</sub> = 25°C	200	W
	Derating Factor	1.33	W/°C
V <sub>ESD(G-S)</sub>	Gate-Source ESD (HBM - C = 100pF, R=1.5 kΩ)	4	kV
V <sub>ESD(G-D)</sub>	Gate-Drain ESD (HBM - C = 100pF, R=1.5 k $\Omega$ )	4	kV
V <sub>ESD(D-S)</sub>	Drain-source ESD (HBM - C = 100pF, R=1.5 kΩ)	4	kV
T <sub>stg</sub>	Storage Temperature	-65 to 175	°C
Tj	Max. Operating Junction Temperature	-40 to 175	°C

<sup>(•)</sup> Pulse width limited by safe operating area.

May 2003 1/6

## STP80NS04ZB

## THERMAL DATA

Rthj-case Rthj-amb T <sub>I</sub>		Max Max	0.75 62.5 300	°C/W °C/W °C
---	--	------------	---------------------	--------------------

## **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	80	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 30$ V)	500	mJ

## **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25 °C unless otherwise specified)

## OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Clamped Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$ -40 < $T_J$ < 175 °C	33			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS} = 16 \text{ V}$ $T_c = 25 \text{ °C}$ $V_{DS} = 16 \text{ V}$ $T_J = 150 \text{ °C}$ $V_{DS} = 16 \text{ V}$ $T_J = 175 \text{ °C}$			10 50 100	μΑ μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 10 V T <sub>J</sub> =175 °C V <sub>GS</sub> = ± 16 V T <sub>J</sub> =175 °C			50 150	μA μA
V <sub>GSS</sub>	Gate-Source Breakdown Voltage	I <sub>GS</sub> = 100 μA	18			V

## ON (\*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_{D} = 1 \text{ mA}$ $-40 < T_{J} < 150 ^{\circ}\text{C}$	1.7	3	4.2	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V I <sub>D</sub> = 40 A V <sub>GS</sub> = 16 V I <sub>D</sub> = 40 A		8 7.5	9 8	$m\Omega$ $m\Omega$
I <sub>D(on)</sub>	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $V_{GS} = 10V$	80			А

## **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
9fs <sup>(*)</sup>	Forward Transconductance	$V_{DS}>I_{D(on)}xR_{DS(on)max}$ $I_{D}=40A$	30	50		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$ , $f = 1$ MHz, $V_{GS} = 0$		2700 1275 285	3300 1600 350	pF pF pF

## **ELECTRICAL CHARACTERISTICS** (continued)

## **SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V <sub>DD</sub> = 20 V I <sub>D</sub> = 80 A V <sub>GS</sub> = 10V		80 20 27	105	nC nC nC

## **SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>r(Voff)</sub> t <sub>f</sub> t <sub>c</sub>	Off-voltage Rise Time Fall Time Cross-over Time	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		115 80 210	150 105 280	ns ns ns

## SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (•)	Source-drain Current Source-drain Current (pulsed)					80 320	A A
V <sub>SD</sub> (*)	Forward On Voltage	I <sub>SD</sub> = 80 A	$V_{GS} = 0$			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I <sub>SD</sub> = 80 A V <sub>DD</sub> = 25 V (see test circuit	di/dt = $100A/\mu s$ $T_j = 150$ °C t, Figure 5)		90 0.18 4		ns μC A

<sup>(\*)</sup>Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
(•)Pulse width limited by safe operating area.

Fig. 1: Unclamped Inductive Load Test Circuit





Fig. 3: Switching Times Test Circuits For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



## **TO-220 MECHANICAL DATA**

DIM.		mm			inch	
DINI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
Е	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2003 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com