

ritititi

P-DSO 20

Dual Half Bridge Driver IC

Features	Product Summary			
 Compatible to very low ohmic normal 	Turn on current	I _{Gxx(on)}	850	mA
level input N-Channel MOSFETs	Turn off current	I _{Gxx(off)}	580	mΑ
Separate input for each MOSFET	Supply voltage range	Vvs	7.5 60	V
 PWM frequency up to 50 kHz Operates down to 7.5V 	Gate Voltage	V _{GS}	10	V
supply voltage	Temperature range	TJ	-40+150	°C
I ow EMC sensitivity and emission				


- Low EMC sensitivity and emission
 Adjustable dead time with shoot through protection
- Deactivation of dead time and shoot through protection possible
- Short circuit protection for each Mosfet
- Driver undervoltage shut down
- Reverse polarity protection for the driver IC
- Disable function
- Input with TTL characteristics
- 1 bit diagnosis
- Integrated bootstrap diodes

Application

- Dedicated for DC-brush high current motor bridges in PWM control mode and adapted for use in injector and valve applications for 12, 24 and 42V powernet applications. Useable as four fold lowside driver for unipolar 4 phase motor drives.
- The two half bridges can operate independently. The two half bridges can even operate at different supply voltages.


General Description

Dual half bridge driver IC for MOSFET power stages with multiple protection functions.



Block Diagram






Application Block Diagram – Injector / Valve Drive

This application diagram shows the principle schematics of a typical injector / valve drive. Other configurations are possible as well. Freewheeling diodes are not considered. The 10 m Ω resistor is not needed by the Driver IC, but may be needed for load current measurement. The voltage devider networks, e.g. R = 10 k Ω , across the two Low Side MOSFETs are an example as well; they allow to increas the current limit threshold for Short Circuit protection SCD for the Low Side MOSFETs. As they pull down the Sources of the High Side MOSFETs (while the Low Side MOSFETs are off), they allow to pre-charge the C_{Bx} capacitors during start-up (before the Driver IC gets enabled). The SCD current limit threshold can be increased for the High Side MOSFETs as well by using voltage devider networks across the High Side MOSFETs. SCD can also be disabled (High Side and / or Low Side MOSFETs).





Pin	Symbol	Function			
1	DT/DIS	a) Set adjustable dead time by external resistor			
		 b) Deactivate deadtime and shoot through protection by connecting to 0V 			
		c) Reset ERR register			
		d) Disable output stages			
2	ERR	Error flag for driver shut down			
3	IH1	Control input for high side switch 1			
4	IL1	Control input for low side switch 1			
5	IH2	Control input for high side switch 2			
6	IL2	Control input for low side switch 1			
7	GND	Ground			
8	VS	Voltage supply			
9	DL2	Sense contact for short circuit detection low side 2			
10	DL1	Sense contact for short circuit detection low side 1			
11	GL1	Output to gate low side switch 1			
12	SH1	Connection to source high side switch 1			
13	GH1	Output to gate high side switch 1			
14	BH1	Bootstrap supply high side switch 1			
15	DH1	Sense contacts for short circuit detection high side 1			
16	DH2	Sense contacts for short circuit detection high side 2			
17	BH2	Bootstrap supply high side switch 2			
18	GH2	Output to gate high side switch 2			
19	SH2	Connection to source high side switch 2			
20	GL2	Output to gate low side switch 2			



Maximum Ratings at T_i=-40...+150°C unless specified otherwise

Parameter	Symbol	Limits V	/alues	Unit
Supply voltage ¹	Vs	-4	60	V
Operating temperature range	Tj	-40	150	°C
Storage temperature range	T _{stg}	-55	150	
Max. voltage range at Ixx; DT/DIS		-1	6	V
Max. voltage range at ERR		-0.3	6	V
Max. voltage range at BHx	Vвнx	-0.3	90	V
Max. voltage range at DHx ²	V DHx	-4	75	V
Max. voltage range at GHx ³	V _{GHx}	-7	86	V
Max. voltage range at SHx ³	Vsнx	-7	75	V
Max. voltage range at DLx	VDLx	-7	75	V
Max. voltage range at GLx	VGLx	-2	12	V
Max. voltage difference BHx - SHx	VBHx-VSHx	-0.3	17	V
Max. voltage difference GHx – SHx; GLx	VGxx-VSxx	-0.3	11	V
Power dissipation (DC) @ T _A =125°C / min.footprint	P _{tot}		0.33	W
Power dissipation (DC) @ TA=85°C / min.footprint	P _{tot}		0.85	W
Electrostatic discharge voltage (Human Body Model)	$V_{\rm ESD}^4$		2	kV
according to MIL STD 883D, method 3015.7 and EOS/ESD assn. standard S5.1 – 1993				
Jedec Level			3	
Thermal resistance junction - ambient (minimal foot- print with thermal vias)	R _{thJA}		75	K/W
Thermal resistance junction - ambient (6 cm ²)	R _{thJA}		75	K/W

Functional range

Parameter and Conditions	Symbol	Values	Unit
at $T_j = -40+150$ °C, unless otherwise specified			

Supply voltage	Vs	7.5	60	V
Operating temperature range	Tj	-40	150	°C
Max. voltage range at Ixx, DT/DIS		-0.3	5.5	V
Max. voltage range at ERR		-0.3	5.5	V
Max. voltage range at BHx	Vвнx	-0.3	90	V
Max. voltage range at DHx ²	VDHx	-4	75	V
Max. voltage range at GHx ³	V _{GHx}	-7	86	V
Max. voltage range at SHx ³	VSHx	-7	75	V

¹ With external resistor (≥10 Ω) and capacitor ² The min value -4V is increased to –(V_{BHx} - V_{SHx}) in case of bootstrap voltages <4V ³ The min value -7V is reduced to –(V_{BHx} - V_{SHx} -1V) in case of bootstrap voltages <8V ⁴ All test involving Gxx pins V_{ESD} =1 kV!



Data Sheet TLE6282G

Max. voltage range at DLx ³	VDLx	-7	75	V
Max. voltage range at GLx	VGLx	-2	12	V
Max. voltage difference BHx - SHx	VBHx-VSHx	-0.3	12	V
Max. voltage difference GHx – SHx; GLx	VGxx-VSxx	-0.3	11	V
PWM frequency	F PWM	0	50	kHz
Minimum on time external lowside switch – static condition @ 20 kHz; $Q_{Gate} = 200nC$	t p(min)		2	μs

Electrical Characteristics

Parameter and Conditions	Symbol	Values			Unit
at <i>T</i> j = –40…+150 °C, unless otherwise specified and supply voltage range <i>V</i> s = 7.5 60V; f _{PWM} = 20kHz		min	typ	max	

Static Characteristics


$\int \frac{1}{2} $	416.		60	150	m\/
Low level output voltage (VGSxx) @ I=10mA	ΔV ll		60	150	mV
High level output voltage (V _{GSxx}) @ I=-10mA; Vs>12V	⊿Vhl	8	10	11	V
Supply current at VS (device disabled) @ V_{bat} = V _S =14V R _{DT} =400kΩ	I∕∨S(dis)14∨		4	8	mA
Supply current at VS (device disabled) @ V_{bat} = V _S =42V R _{DT} =400k Ω	I∕∨S(dis)42∨		4	8	mA
Supply current at $V_S @ V_{bat} = V_S = 14V 20kHz$ (Outputs open)	I _{VS(open)14V}		7	15	mA
Supply current at $V_S \textcircled{O} V_{bat} = V_S = 14V 50 \text{kHz}$ (Outputs open)	I _{VS(open)14∨}		7	15	mA
Supply current at $V_S @ V_{bat} = V_S = 42V 20kHz$ (Outputs open)	IvS(open)42V		7	15	mA
Low level input voltage	VIN(LL)			1.0	V
High level input voltage	VIN(HL)	2.0			V
Input hysteresis	$\varDelta V$ in	100	170		mV



Turn on current @ V_{Gxx} -V_{Sxx} = 0V; T_i=25°C Gxx(on) 850 ___ mΑ @ V_{Gxx} -V_{Sxx} = 4V; T_i=125°C 700 ---___ @ C_{Load} =22nF; R_{Load} =0 Ω Turn off current @ V_{Gxx} -V_{Sxx} = 10V; T_i=25°C IGxx(off) 580 -mΑ --@ VGxx -VSxx = 4V; T_i=125°C ___ 300 ___ @ C_{Load} =22nF; R_{Load} =0 Ω Dead time (adjustable) @ $R_{DT} = 1 k\Omega$ t_{DT} 0 μs ___ --@ *R*_{DT} = 10 kΩ 0.05 0.24 0.38 0.40 1.0 2.50 @ R_{DT} = 50 kΩ 3.1 @ *R*_{DT} = 200 kΩ --___ @ C_{Load} =10nF ; R_{load} =1 Ω Rise time @ C_{Load} =10nF ; R_{load} =1 Ω (20% to 80%) 100 300 t rise --ns Fall time @ C_{Load} =10nF ; R_{load} =1 Ω (80% to 20%) 150 440 **t**fall ns --Disable propagation time 5 tP(DIS) 3.4 7 μs @ C_{Load} =10nF ; R_{load} =1 Ω Reset time of diagnosis 1 2 **t**P(CL) 3.1 μs @ C_{Load} =10nF ; R_{load} =1 Ω Input propagation time 160 500 **t**P(ILN) -ns (low side turns on, 0% to 10%) Input propagation time **t**P(ILF) --100 500 ns (low side turns off, 100% to 90%) Input propagation time tP(IHN) ---120 500 ns (high side turns on, 0% to 10%) Input propagation time **t**P(IHF) ---120 500 ns (high side turns off, 100% to 90%) Input propagation time difference 20 40 70 **t**P(Diff) ns (all channels turn on) Input propagation time difference **t**P(Diff) 20 50 ns --(all channels turn off) Input propagation time difference 40 150 **t**P(Diff) -ns (one channel; low on - high off) Input propagation time difference **t**P(Diff) 20 150 ns --(one channel; high on - low off) Input propagation time difference **t**P(Diff) 40 150 -ns (all channels; low on - high off) Input propagation time difference **t**P(Diff) 20 150 --ns (all channels; high on - low off)



Test Circuit and Timing Diagram



Diagnosis and Protection Functions

•					
Short circuit protection filter time	t _{SCP(off)}	6	9	12	μs
Short circuit criteria (VDs of Mosfets)	V _{DS(SCP)}				
For Low Sides		0.5	0.75	1.0	V
For High Sides		0.45	0.75	1.05	
Disable input level	V _{DIS}	3.3	3.7	4.0	V
Disable input hysteresis	ΔV_{DIS}		180		mV
Deactivation level for dead time and shoot through protection	V _{DIS}	0.6	0.85	1.1	V
Deactivation input hysteresis	ΔV_{DIS}		170		mV
Error level @ 1.6mA I _{ERR}	V _{ERR}			1.0	V
Under voltage lock out for highside output – boot- strap voltage	V _{BHx (uvlo)}		3.7	4.6	V
Under voltage lock out for lowside output – supply voltage	V _{Vs (uvlo)}		4.8	5.9	V



Remarks:

Default status of input pins:

To assure a defined status of all input pins in case of disconnection, these pins are internally secured by pull up / pull down current sources with approx. 20μ A. The following table shows the default status of each input pin.

Input pin	Default status
ILx (active high)	Low
IHx (active low)	High
DT/DIS (active high)	High

Definition:

In this datasheet a duty cycle of 98% means that the GLx pin is 2% of the PWM period in high condition.

Functional description

Description of Dead Time Pin / Disable Pin / Reset

In the range between 1.5 and 3.5 V the dead time is varied from 100ns to 3.1 μ s typ. In the range below 1.0V the dead time is disabled / shoot through is allowed. Both external Mosfets of the same half bridge can be switched on simultaneously. This function allows the use of a half bridge for valves and injectors. In the range above 4.0V the device is disabled. If DIS is pulled up to 5V for 3.1 to 3.4 μ s only the ERR register is cleared (reset), no output stage is shut down. A shut down of all external Mosfets occurs if DIS is pulled up for longer than 7 μ s.

Condition of DT/DIS pin	Function
0 - 1V	Disable of dead time; Shoot through is allowed
1.5 - 3.5V	Adjust dead time between 100ns and 3.1µs typ.
> 4V	a) Reset of diagnosis register if DT/DIS voltage is higher than
	4V for a time between 3.1µs and 3.4µs
	b) Shut down of output stages if DT/DIS voltage is higher
	than 4V for a time above 7µs (Active pull down of gate volt-
	age)

Description of Diagnosis

The ERR pin is an open collector output and has to be pulled up with external pull up resistors to 5V. In normal conditions the ERR signal is high. In case of shutdown of any output stage the ERR is pulled down. This shut down can be caused by undervoltage or short circuit.

Recommended Start-up procedure

The following procedure is recommended whenever the Driver IC is powered up:

- Disable the Driver IC via DT/DIS pin
- After the supply voltage has ramped up, wait for several ms to pre-charge the bootstrap capacitors of the High Side MOSFETs C_{Bx} through the resistors R on the DLx



pins (voltage devider network, pls. see Application block diagram on pg. 2) $t_{WAIT} \approx 3 \times C_{Bx} \times 2 \times R$, whereas R = 10 k Ω

- Enable the Driver IC via DT/DIS pin
- Start the operation by applying the desired pulse patterns. Do not apply any pulse patterns to the IHx or ILx pins, before the C_{Bx} capacitors are charged up.

Alternatively, the Driver IC can be enabled via the DT/DIS pin right after ramping up the supply voltage V_S. Now, the two Low Side MOSFETs are turned on via the ILx control inputs (to pull down the Sources of the High Side MOSFETs and to charge up the bootstrap capacitors C_{Bx} within several 10 µs). The regular operation can be started when the bootstrap capacitors are charged up.

Short Circuit protection

The current threshold limit to activate the Short Circuit protection function can be adjusted to larger values, it can not be adjusted to lower values. This can be done by external resistors to form voltage deviders across the "sense element" (pls. see Application block diagram on pg. 2), consisting of the Drain-Source-Terminals, a fraction of the PCB trace and – in some cases – current sense resistors (used by the μ C not by the Driver IC).

The Short Circuit protection can be disabled for the High Side MOSFETs by shorting DH1 with SH1 and DH2 with SH2 on the PCB; in this case the DHx pins may not be connected to the Drains of the associated MOSFETs. To disable Short Circuit protection for the Low Side MOSFETs the DL1 and DL2 pin should be connected to the Driver IC's Ground.

Shut down of the driver

A shut down can be caused by undervoltage or short circuit.

A short circuit will shut down only the affected Mosfet until a reset of the error register by a disable of the driver occurs. A shut down due to short circuit will occur only when the Short Circuit criteria $V_{DS(SCP)}$ is met for a duration equal to or longer than the Short Circuit filter time $t_{SCP(off)}$. Yet, the exposure to or above $V_{DS(SCP)}$ is not counted or accumulated. Hence, repetitive Short Circuit conditions shorter than $t_{scp(off)}$ will not result in a shut down of the affected MOSFET.

An undervoltage shut down shuts only the affected output down. The affected output will auto restart after the undervoltage situation is over.

Operation at Vs<12V

If Vs<11.5V the gate voltage will not reach 10V. It will reach approx. Vs-1.5V, dependent on duty cycle, total gate charge and switching frequency.

Operation at different voltages for Vs, DH1 and DH2

If DH1 and DH2 are used with a voltage higher than Vs, a duty cycle of 100% can not be guaranteed. In this case the driver is acting like a normal driver IC based on the bootstrap principle. This means that after a maximum "On" time of the highside switch of more than 1ms a refresh pulse to charge the bootstrap capacitor of about 1µs is needed to avoid undervoltage lock out of this output stage.

Operation at extreme duty cycle:

The integrated charge pump allows an operation at 100% duty cycle. The charge pump is strong enough to replace leakage currents during "on"-phase of the highside switch. The gate charge for fast switching of the highside switches is supplied by the bootstrap capacitors. This means, that the bootstrap capacitor needs a minimum charging time of about 1µs, if the highside switch is operated in PWM mode (e.g. with 20kHz a maximum duty cycle of 96% can be reached). The exact value for the upper limit is given by the RC time formed by



the impedance of the internal bootstrap diode and the capacitor formed by the external Mosfet ($C_{Mosfet}=Q_{Gate} / V_{GS}$). The size of the bootstrap capacitor has to be adapted to the external MOSFET the driver IC has to drive. Usually the bootstrap capacitor is about 10-20 times bigger then C_{Mosfet} . External components at the Vs Pin have to be considered, too.

General remark:

It is assured that after the removal of any fault condition, which did not damage the device, the device will return to normal conditions without external trigger. Only short circuit condition needs restart by reset.

Estimation of power loss within the Driver IC

The power loss within the Driver IC is strongly dependent on the use of the driver and the external components. Nevertheless a rough estimation of the worst case power loss is possible.


Worst case calculation is:


 $\begin{array}{l} \mathsf{P}_{\mathsf{Loss}} = (\mathsf{Q}_{\mathsf{gate}}^*n^*\mathsf{const}^* \; \mathsf{f}_{\mathsf{PWM}} + \mathsf{I}_{\mathsf{VS}(\mathsf{open})}/20\mathsf{kHz})^* \; \mathsf{V}_{\mathsf{Vs}} - \mathsf{P}_{\mathsf{RGate}} \\ \mathsf{With:} \\ \mathsf{P}_{\mathsf{Loss}} &= \mathsf{Power} \; \mathsf{loss} \; \mathsf{within} \; \mathsf{the} \; \mathsf{Driver} \; \mathsf{IC} \\ \mathsf{f}_{\mathsf{PWM}} &= \mathsf{Switching} \; \mathsf{freqency} \\ \mathsf{Q}_{\mathsf{gate}} &= \mathsf{Total} \; \mathsf{gate} \; \mathsf{charge} \; \mathsf{of} \; \mathsf{used} \; \mathsf{MOSFETs} \; \mathsf{at} \; \mathsf{10VV}_{\mathsf{GS}} \\ \mathsf{n} &= \mathsf{Number} \; \mathsf{of} \; \mathsf{switched} \; \mathsf{MOSFETs} \\ \mathsf{const} \; = \; \mathsf{Constant} \; \mathsf{considering} \; \mathsf{some} \; \mathsf{leakage} \; \mathsf{current} \; \mathsf{in} \; \mathsf{the} \; \mathsf{driver} \; (\mathsf{about} \; 1.2) \\ \mathsf{I}_{\mathsf{VS}(\mathsf{open})} = \mathsf{Current} \; \mathsf{consumption} \; \mathsf{of} \; \mathsf{driver} \; \mathsf{without} \; \mathsf{connected} \; \mathsf{Mosfets} \; \mathsf{during} \; \mathsf{switching} \end{array}$

 V_{VS} = Voltage at Vs

P_{RGate} = Power dissipation in the external gate resistors

This value can be reduced dramatically by usage of external gate resistors.






Conditions :

Junction temperature $T_j = 25^{\circ}C$ Number of switched MOSFET n = 2 Power dissipation in the external gate resistors $P_{RGate} = 0.2*P_{Loss}$



Gate Drive characteristics



This figure represents the simplified internal circuit of one high side gate drive. The drive circuit of the low sides looks similar.

This figure illustrates typical voltage and current waveforms of the high side gate drive; the associated waveforms of the low side drives look similar.





Truth Table

	In	put	Con	ditions		Output	
ILx	IHx	DT / DIS	UV	SC	GLx	GHx	ERR
1	1	<3.5V	0	0	1	0	5V
0	0	<3.5V	0	0	0	1	5V
1	0	1.5-3.5V	0	0	А	А	5V
1	0	<1V	0	0	1	1	5V
0	1	<3.5V	0	0	0	0	5V
1	1	<3.5V	1	0	В	0	С
0	0	<3.5V	1	0	0	В	С
1	0	1.5-3.5V	1	0	D	D	С
1	0	<1V	1	0	В	В	С
0	1	<3.5V	1	0	0	0	С
1	1	<3.5V	0	1	E	0	F
0	0	<3.5V	0	1	0	E	F
1	0	1.5-3.5V	0	1	D	D	F
1	0	<1V	0	1	E	E	F
0	1	<3.5V	0	1	0	0	F
Х	Х	Х	Х	Х	0	0	5V
Х	Х	>4V	Х	Х	0	0	5V


- A) stays in the condition before the shoot throught command occurs (see also dead time diagrams)
- B) 0 when affected; 1 when not affected; self recovery
- C) 0V when output does not correspond to input patterns; 5V when output corresponds to input patterns.
- D) stays in the condition before the shoot throught command occurs (see also dead time diagrams); 0 when affected
- E) 0 when affected– the outputs of the affected halfbridge are shut down and stay latched until reset; 1 when not affected
- F) 0V when output does not correspond to input patterns the outputs of the affected halfbridge are shut down and stay latched until reset; 5V when output corresponds to input patterns.
- X) Condition has no influence


Remark: Please consider the influence of the dead time for your input duty cycle



Package and Ordering Code

(all dimensions in mm)







Published by Infineon Technologies AG, Bereich Kommunikation St.-Martin-Strasse 53, D-81541 München © Infineon Technologies AG 1999 All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.